Re: Clarification on Earth's age


"Friar Broccoli" <EliasRK@xxxxxxxxx> wrote in message
news:1148746802.077542.191250@xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
George wrote:
"Friar Broccoli" <EliasRK@xxxxxxxxx> wrote in message

If this is correct, then the 4.55 billion year estimate is not
an estimate of Earth's age, but of the average time of the
explosions of the super-novas which contributed heavy elements
to our solar system.

.

When the earth was formed (some say during a collision with a mars-sized
body), it was mostly molten, so the lead clock would have reset at that
time.

The only way I can imagine for resetting the clock is creating new
lead isotopes. A collision between two planets obviously cannot
do this, so how is the clock reset?

Cordially;

Friar Broccoli
Robert Keith Elias, Quebec, Canada Email: EliasRK (of) gmail * com
Best programmer's & all purpose text editor: http://www.semware.com

--------- I consider ALL arguments in support of my views ---------

Isotopic clocks have been shown many times to have been reset under certain
circumstances. The isotopic clocks in granite can be reset through
metamorphism (and more than once, if it undergoes repeated metamorphism),
for instance. It is not a new phenomenon.

George


.

Relevant Pages

  • Re: Mixed clocked/combinatorial coding styles
    ... I wouldn't use a device input that performs a device wide reset ... as a clock input had better be able to cope with the clock shutting ... The outputs of the shift registers become the reset signals ... requirement to go active at the end of configuration, ...
    (comp.lang.vhdl)
  • Stupid Newby Question: VHDL/CPLD Shift Register Reset Problem
    ... Let's say I'm building a simple 8-bit shift register (serial in, ... IO_GCK2 clock input of the CPLD. ... The reason I'm asking is because I am having some reset problems when ... end SerialToParallel; ...
    (comp.lang.vhdl)
  • Re: DCM problem with a SPARTAN-3 from xilinx: large range of clock input signal
    ... to the reset pin, but when I do that is just stays in reset. ... Maybe it's better to explain how I now reset the DCM. ... I've got two counters, one counts the incoming clock signal and the ...
    (comp.lang.vhdl)
  • Re: alternate synchronous process template
    ... two separate processes (one with async reset, one without), in one ... to generate the reset signal to everything else in the design and then ... first rising edge of the clock the outputs are in a different state. ...
    (comp.lang.vhdl)
  • Re: BIOS startup ??
    ... To describe what happens depends on what kind of hardware is being ... the reset threshold of the processor, ... disk drives have their heads ... And typically all the clocks are ...
    (Fedora)