Re: CMOS inverter dynamic behavior!

Hi Francesco,

This is how we would describe the CMOS inverter switching behavior.

Assume at the beginning, the input is at 0V. (Vin = 0V). As it
increases,

when Vin < Vthn, NMOS is off. And PMOS is ON. So the Vout is Vdd. This
means that the PMOS is in linear region.

When Vin> Vthn, NMOS is ON. And Vout decreases. Since Vout is still
high, NMOS is in saturation region. At the beginning, PMOS is still in
linear region. But as Vin increases more and Vout decreases more, there
is a point that PMOS will go into saturation region. And there is
another point NMOS will go into linear region (because Vout will be so
low that Vin-Vout=Vgate-Vdrain>Vth).

Eventually, when Vin is > Vdd - |Vthp|, PMOS is off and NMOS is in
linear region. Now, the Vout = 0V.

In short, as Vin changes from 0V to VDD: PMOS: Linear => Sat = >OFF,
and NMOS: OFF=>sat=>Linear

And at 50% point, since Vin=Vout, (That means Vg = Vd for both NMOS and
PMOS), both are at saturation region.

Send us an email if you need more explanation.

KodKodKod Learning Consulting
http://www.kodkodkod.com


Francesco wrote:
I'm studyng CMOS inverter dynamic behavior, and in my book I read at
first that the two transistor NMOS and PMOS ohw compose the inverter are
forbidden or in saturation for all the first half of the logical
excursion (until the 50%)

I think that ,for example if at the output I have logic level H (VDD)
and I turn on the NMOS, it is in saturation until VDS>=VDD-VT (VT is the
threshold voltage), then it go on linear mode.

Obviously the same situation for the PMOS in the L-->H excursion.

What I don't understand?

Sorry for my english!

Francesco

--
To answer me remove the numbers!

.

Relevant Pages

  • Re: eliminating CMRR problems -- was, 3 dB bandwidth
    ... Mike Monett wrote... ... > I tried two NMOS and PMOS in series with one NPN/PNP driver for each pair. ... I gather your setup is the common NMOS + PMOS follower circuit? ...
    (sci.electronics.design)
  • Re: model pmos and nmos in VHDL
    ... Is that OK to use vitalbufif1 to model nmos? ... I am new to VHDL and would like to know how to model pmos and nmos in ... In verilog we use the keyword pmos and nmos. ... Jonathan Bromley, Consultant ...
    (comp.lang.vhdl)
  • Re: need an opamp..
    ... >I need a stable opamp schematic using PMOS and NMOS. ... gain abt 60dB.. ... How much money ya got ?:-) ...
    (sci.electronics.design)
  • Re: ledit and pspice
    ... You need a .MODEL statement defining the MOSFET. ... it's Nmos. ... But be cautious with an extractor that can't find ... add PMOS and the "bulk" can usually be arbitrarily ...
    (sci.electronics.design)