Re: Another Spice Trap?
From: Helmut Sennewald (helmutsennewald_at_t-online.de)
Date: 11/22/04
- Next message: Anders F: "Re: DDR SDRAM with Xilinx Virtex 2 on self designed PCB"
- Previous message: newsmail5_at_gustad.com: "Re: Mentor Expedition: EDIF import"
- In reply to: Paul Burridge: "Re: Another Spice Trap?"
- Next in thread: Paul Burridge: "Re: Another Spice Trap?"
- Reply: Paul Burridge: "Re: Another Spice Trap?"
- Messages sorted by: [ date ] [ thread ]
Date: Mon, 22 Nov 2004 19:43:46 +0100
"Paul Burridge" <pb@notthisbit.osiris1.co.uk> schrieb im Newsbeitrag
news:7ph2q0lcdh1aloji7b71cqk78t7gmlhp3b@4ax.com...
> On Sat, 20 Nov 2004 17:47:35 GMT, "Mike Engelhardt" <nospam@spam.org>
> wrote:
>
> >The usual SPICE convention is for the direction
> >of positive current flow to be from the 1st node
> >to the 2nd node of a capacitor. In LTspice, for
> >the cap symbol, that's from node "A" to node "B"
> >which is downward if the symbol is placed without
> >rotating it.
>
> C'mon, Mike; fix the problem and make every LT user happy. It ain't no
> big deal!
Hello Paul,
the logic behind the behaviour of LTSPICE regarding pin number
dependent current is fully correct. That some people can't understand
the great picture why it is that way, that is not a problem of LTSPICE.
I hope that Mike never will change the bevaviour of LTSPICE
as you have suggested.
Best Regards,
Helmut
- Next message: Anders F: "Re: DDR SDRAM with Xilinx Virtex 2 on self designed PCB"
- Previous message: newsmail5_at_gustad.com: "Re: Mentor Expedition: EDIF import"
- In reply to: Paul Burridge: "Re: Another Spice Trap?"
- Next in thread: Paul Burridge: "Re: Another Spice Trap?"
- Reply: Paul Burridge: "Re: Another Spice Trap?"
- Messages sorted by: [ date ] [ thread ]