Re: Controlled impedance (stripline etc.) boards

From: Spehro Pefhany (speffSNIP_at_interlogDOTyou.knowwhat)
Date: 01/06/05


Date: Thu, 06 Jan 2005 11:59:11 -0500

On 6 Jan 2005 07:24:31 -0800, the renowned optoeng@pioneernet.net
wrote:

>Look for an article by Dr. Eric Bogatin in latest Printed Circuit
>Design. Don't know if it's on the web yet or not.
>Paul Mathews

If it's the January issue, it's here (3.9M zip file):
http://www.pcdandm.com/pcdmag/mag/0412/0412pcdm_digital.zip

But he doesn't seem to address the issue of guard traces in that
article ("Quieting Down a Noisy Problem").

Best regards,
Spehro Pefhany

-- 
"it's the network..."                          "The Journey is the reward"
speff@interlog.com             Info for manufacturers: http://www.trexon.com
Embedded software/hardware/analog  Info for designers:  http://www.speff.com


Relevant Pages

  • Re: UL Approval vs. Others?
    ... On Mon, 31 Jan 2005 17:10:26 GMT, the renowned PaulCsouls ... >couple of years of design ahead of you, ... Spehro Pefhany ... Embedded software/hardware/analog Info for designers: http://www.speff.com ...
    (sci.electronics.design)
  • Re: PIC + DDS = Frequency Synthesizer?
    ... There's virtually no excuse to design anything new with that old ... Best regards, ... Spehro Pefhany ... Embedded software/hardware/analog Info for designers: http://www.speff.com ...
    (comp.arch.embedded)
  • Re: ac voltage divder
    ... I need to design a voltage divider, that is going to drop 15vac. ... Variac? ... Spehro Pefhany ... Embedded software/hardware/analog Info for designers: http://www.speff.com ...
    (sci.electronics.design)
  • Re: Controlled impedance (stripline etc.) boards
    ... >Design. ... >Paul Mathews ... Spehro Pefhany ... Embedded software/hardware/analog Info for designers: http://www.speff.com ...
    (sci.electronics.design)
  • Re: Controlled impedance (stripline etc.) boards
    ... Design. ... Spehro Pefhany wrote: ... > and microstrip designs that have analog signal traces relatively ... > The spacing I get for the desired max level of crosstalk without this ...
    (sci.electronics.cad)