Re: speed of tran analysis in SPICE3
- From: "Evgenii Rudnyi" <rudnyi@xxxxxxxxxxxxxxxxxxxxx>
- Date: 25 Sep 2005 09:44:36 -0700
> SInce the stop time if my TRAN analysis is long, tens of micro
> seconds, it takes
> a long time. Any idea of decrease the time consuming on the simulation?
> No difference if a big time step is used.
In principle, there is a technique "model reduction" that allows us to
reduce the dimension of the original circuit. You can have a look at
R. W. Freund, Reduced-Order Modeling Techniques Based on Krylov
Subspaces and Their Use in Circuit Simulation
http://cm.bell-labs.com/cm/cs/doc/98/3-02.ps.gz
Unfortunately, in order to use this you need to have special software.
Best wishes,
Evgenii Rudnyi
--
http://www.imtek.uni-freiburg.de/simulation/mor4ansys/
http://Evgenii.Rudnyi.Ru/
.
- Prev by Date: Re: Wanted: LM-709 (Spice model) National Op-Amp
- Next by Date: Re: speed of tran analysis in SPICE3
- Previous by thread: Re: speed of tran analysis in SPICE3
- Next by thread: essai
- Index(es):
