Re: Help with clock division question.

From: Hal Murray (hmurray_at_suespammers.org)
Date: 12/05/04 

Date: Sun, 05 Dec 2004 05:21:52 -0600

>My theory right now is that something in firmware looks at what the board
>identifies itself as, and decides how to set something in an FPGA that produces
>the clocks. Does this seem feasible?

One way to run T1/E1 systems is that the "modem" locks on to the
clock from the phone company and uses that for the side that
goes back to the phone company. ("recieve" and "transmit" depend
upon which hat you are wearing.)

Do the receive clock signals from the chips go to a clock-input
pin on the FPGA? 

-- 
The suespammers.org mail server is located in California.  So are all my
other mailboxes.  Please do not send unsolicited bulk e-mail or unsolicited
commercial e-mail to my suespammers.org address or any of my other addresses.
These are my opinions, not necessarily my employer's.  I hate spam.

Relevant Pages

  • Re: Help with clock division question.
    ... working on would generally be on the phone company end. ... for transmit clock is "Local Timing". ... >pin on the FPGA? ...
    (sci.electronics.design)
  • Re: Antii, can you give us an update?
    ... register connected to the input mux of the LFSR load input ... clock domains; with purely combinational logic ... work 100% when FPGA is almost empty (no matter what signal drivers ... but the LFSR enable/load signals do not share any logic with any of ...
    (comp.arch.fpga)
  • Re: Antii, can you give us an update?
    ... that load the load enable signal is FULLY DISABLED ... register connected to the input mux of the LFSR load input ... clock domains; with purely combinational logic ... work 100% when FPGA is almost empty (no matter what signal drivers ...
    (comp.arch.fpga)
  • Re: rs232 uart: testbench vs real world, and the missing first letter.
    ... inside the FPGA to do the slow procedural/sequential stuff? ... up to 120MHz clock speed in my Spartan-3. ...   -- let VHDL do the work of computing the divisor! ... I didn't even know what an FFT was ...
    (comp.arch.fpga)
  • Re: Scoping a glitch
    ... 3.3V passes via a 2" ground return wire and 2" signal wire to an FPGA ... "A0") measured at the Digilent board pin, with 1.5cm probe ground to the ... Well if there are ground problems, they are out of my control, as this ... is async vs. the 288kHz qep_simclock causing the trouble. ...
    (comp.arch.fpga)