Re: FIR filter in FPGA
From: tlbs (tlbs101_at_excite.com)
Date: 03/12/05
- Next message: Mac: "Re: antenna length vs. dielectric constant?"
- Previous message: Terry Given: "Re: Current source design (tricky?)"
- In reply to: sams235_at_gmail.com: "Re: FIR filter in FPGA"
- Next in thread: sams235_at_gmail.com: "Re: FIR filter in FPGA"
- Reply: sams235_at_gmail.com: "Re: FIR filter in FPGA"
- Messages sorted by: [ date ] [ thread ]
Date: 11 Mar 2005 17:01:11 -0800
Anti-fuse tech. is inherently rad-hard for space use. That's usually
why someone picks Actel (that's why I do, anyway).
Although... Xilinx flew to, and is currently roving on Mars -- those
designers used some special tricks to "up" the rad-hardness of those
designs: redundant chips and TRM gates. I have read things that makes
me believe JPL has to re-load the Xilinx FPGA's on the rovers more than
once per day.
As for the FIR design, the larger of the MX series should work just
fine for your design.
- Next message: Mac: "Re: antenna length vs. dielectric constant?"
- Previous message: Terry Given: "Re: Current source design (tricky?)"
- In reply to: sams235_at_gmail.com: "Re: FIR filter in FPGA"
- Next in thread: sams235_at_gmail.com: "Re: FIR filter in FPGA"
- Reply: sams235_at_gmail.com: "Re: FIR filter in FPGA"
- Messages sorted by: [ date ] [ thread ]
Relevant Pages
|