Re: Looking for consultant

From: Nico Coesel (nico_at_puntnl.niks)
Date: 03/17/05 

Date: Thu, 17 Mar 2005 20:35:49 GMT

Slavisa Zigic <szigic@nyx.net> wrote:

>Nial Stewart <nial@nialstewartdevelopments.co.uk> wrote:
>: <bill.sloman@ieee.org> wrote in message
>: news:1110992431.576549.285340@z14g2000cwz.googlegroups.com...
>:> Slavisa Zigic wrote:
>:> Could you be a little more specific? I'm always willing to do
>:> electronics for money, but I may not be the best choice to tackle your
>:> particular problem, whatever it is.
>:> Bill Sloman, Nijmegen
>
>
>: My background's FPGA design, but I'm willing to try an appendectomy if he'll
>: cover the insurance, I lived with a load of doctors through university so something's
>: bound to have rubbed off :-)
>
>
>: Nial.
>
>We are looking for consultant who will be able to solve the following
>problem:
>
>PCB with Xilinx Virtex II and EPROMS. EPROMS are loaded with bitstream
>through JTAG. Once PCB is powered up, FPGA will have problems loading core.
>Nature of the problems is intermittent. Sometimes it will load core,
>sometimes it will not. When it doesn't load the core, it reports CRC error.
>When it loads the core, everything works perfectly.
>
>We are looking for experienced consultant (PCB, digital electronics, FPGA,
>10+ yrs. of experience).

I'm very very familiar with that problem. You need a power supply
capable of delivering at least the maximum current for each Xilinx
device when programming through JTAG.
I even managed to crash and literally burn several Xilinx Spartan 2E
devices while implementing the JTAG programming algorithm just by
trying to program them.
In short: stay away from programming Xilinx devices through JTAG. The
JTAG implementation is buggy and may also vary between devices. For
instance the algorithm described for Virtex and Spartan 2 devices
doesn't work for Spartan 2E devices.
Either use parallel programming or the serial programming through DIN
if you want something stable. 

-- 
Reply to nico@nctdevpuntnl (punt=.)
Bedrijven en winkels vindt U op www.adresboekje.nl

Relevant Pages

  • Re: Possible CRC error on XC3S400 - now what?
    ... prototype but I'm getting some weird results back while programming it. ... using JTAG it doesn't matter what CCLK is, ... I've got some other issues with that one however, it seems that is has some dead banks which is why I'm trying to program the fpga directly in the first place. ... "Drive Done pin high" option in bitgen? ...
    (comp.arch.fpga)
  • Re: Configuration Spartan 3
    ... > Programming the Flash and booting from Flash works fine. ... > the FPGA, ... configured over JTAG ...
    (comp.arch.fpga)
  • Re: Whose Fish?
    ... That would be much more in line with your Table Oriented Programming ... currently programming) non CRUD business apps. ... intuitive way, as it is with a good object model, ... I might load CustomerInfo with read only ID ...
    (comp.object)
  • Re: Whose Fish?
    ... That would be much more in line with your Table Oriented Programming ... less so if the language supported local tables/queries well.) ... cart structure/object floating around in the app. ... I might load CustomerInfo with read only ID ...
    (comp.object)
  • Re: Carte Blanche
    ... The FPGA on carte blanche is able to load its bit stream configuration ... over this interface, otherwise it will contact its dedicated SPI ... Sounds like the program to load a configuration into the flash RAM ...
    (comp.sys.apple2)