Re: pick 'n' place machines (was: OT 0805 resistor noise)

"John Larkin" <jjlarkin@xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx> wrote in message
news:c171i11tu8ov8u7m2asa7p2j27tokne13f@xxxxxxxxxx
> [...]
> It's sure nice to toss all your logic into one huge chip. No
> interconnect problems, and massively inefficient logic works just
> fine. Multipliers, adders, fifos, PID controllers, serial bangers,
> phase detectors, DPMs, whatever, just heap them on. It's almost
> obscene.


That's how most modern software works, too.


.

Relevant Pages

  • Re: Does RISC still offer a significant numbercrunching advantage?
    ... Nitpick - Alpha never had two full sets of FP multipliers and adders. ... The shortage of architected register is secondary to that esp. ...
    (comp.arch)
  • Re: FIR in FPGA
    ... yes i do..I asked during implementation wat is max clock frequency can ... N multipliers and N-1 adders. ...
    (comp.arch.fpga)
  • Re: ASIC and FPGA : inferring multiplier
    ... Some adders and multipliers are inferred. ... either csa that does not need DW license ... You need something like this for DW in the synthesis scripts ...
    (comp.lang.vhdl)
  • Re: Complexity comparison: logarithm versus multiplication versus summation
    ... Complexity mainly means execution time or number of cycles. ... Logs are usually implemented as range reduction followed by a lookup table seeding a polynomial, and the poly is built from multipliers and adders. ... God was walking through the Garden of Eden when he saw two snakes trying to chop down a tree. ...
    (comp.dsp)
  • Re: high number of multipliers / low cost
    ... I'd like to ask what you think is the chip with the ... 18x18bit multipliers seem to be quite common, ... multiply-accumulates per clock cycle at 133 MHz, which works out to over 10 billion multiplies/sec in an FPGA that has zero hardware multipliers and is rather small and slow compared to current FPGA offerings. ...
    (comp.arch.fpga)