Re: LVDS driver in SERDES
- From: Fred Bloggs <nospam@xxxxxxxxxx>
- Date: Wed, 02 Nov 2005 09:42:37 GMT
Iterativeend wrote:
TI and national uses start bit and stop bit. If the data runs continuously, how can the clock be embedded in them.
That clock is supposed to be CW, the data is parallel in, what do you think you're going to do- drill a hole in the package to access an internal node? The data*** information is self-evident, how is it possible for anyone to become confused.
.
- References:
- Re: LVDS driver in SERDES
- From: Iterativeend
- Re: LVDS driver in SERDES
- Prev by Date: How can i start design switching flyback 5v 3a
- Next by Date: Re: Heating air in a wind tunnel.
- Previous by thread: Re: LVDS driver in SERDES
- Next by thread: Re: LVDS driver in SERDES
- Index(es):