design comiler optimization method

From: mahalingamv@xxxxxxxxx
Date: 30 Mar 2006 19:41:46 -0800

Hi,

Does synopsys design compiler perform a TILOS based circuit
optimization.

TILOS is a iterative circuit sizing tool, published in 1985 by fishburn

and dunlop.

any information and details about this are requested.

thanks,

Mahalingam

.

Prev by Date: Re: Does anyone knows about ferrite core vendors ?
Next by Date: Re: awesome
Previous by thread: Who can help me think about the negative feedback in analog circuit?
Next by thread: body contact
Index(es):
- Date
- Thread

Relevant Pages

design compiler optimization
... TILOS is a iterative circuit sizing tool, published in 1985 by fishburn ... and dunlop. ...
(comp.arch.fpga)
optimization using design analyzer, compiler
... TILOS is a iterative circuit sizing tool, published in 1985 by fishburn ... and dunlop. ...
(sci.electronics.cad)
design compiler optimization
... optimization. ... TILOS is a iterative circuit sizing tool which selects the critical ... path and finds the sensitive gate in the path sizes it and then ...
(comp.lang.vhdl)