Re: xilinx impact 6.1 does not see the cable3,xp



From: blisca
Even though i built the cable3 following xilinx drawings,i have 5 volts on
cable3 supply,and the lpt1 works with other applications,i still have the
message :"Communications with the cable could not be established.Check cable
connections and cable power source"
Can someone help me?
Thanks

Xilinx has some kind of proprietary marker in their JTAG programming
heads that Impact recognizes. I have found no way around it. For v6.1
you will have to buy a DLC5 or higher (Parallel IV) cable, or one of
the newer USB cables. Sometimes you can find them on E-Bay for about
1/3 the cost of a new one.

Good Luck,
Tom

.



Relevant Pages

  • Re: xilinx free Sample Pack info now also on Xilinx own webpages
    ... > The Spartan-3E Sample Kit Board is general available at no charge to ... The boards are avaialable directly from Xilinx ... we are actually also able to support impact CableServer in remote mode so ... support of all Xilinx supported cables instantly. ...
    (comp.arch.fpga)
  • Re: Xilinix SPI programming with USB Platform Cable
    ... the OP asked about using Xilinx Platform Cable for SPI programming, ... bad with the support of their own cables in not so much an option. ...
    (comp.arch.fpga)
  • Re: Xilinix SPI programming with USB Platform Cable
    ... the OP asked about using Xilinx Platform Cable for SPI programming, ... bad with the support of their own cables in not so much an option. ... programming as it it based on Cypress FX2 + upgradeable CPLD, ...
    (comp.arch.fpga)
  • Re: JTAG cable @ 2.5 V - where?
    ... Prog2 actually ... Perhaps the Xilinx online store could ship to Switzerland with a simple ... party cables are. ... Virtex-4 FX12 Mini Module whoes baseboard JTAG port is documented as ...
    (comp.arch.fpga)
  • Re: Which JTAG cable for Xilinx & Linux?
    ... > I have an old Xilinx XChecker Serial cable which has served me well. ... > cables seem too flaky, ... > emulate many useful JTAG adaptors. ... Hi RAM. ...
    (comp.arch.fpga)