Re: 4 to 10 Decoder / 10 to 4 Encoder ---- Problems

On Tue, 30 May 2006 15:46:57 -0700, jlwilson wrote:

The circuit I am using to detect the shorts seems to work great. Its
not just straight wired, I would go more into detail on that section
if my employer permitted it.

Thanks for the offer John but if it comes down to needing to pay
someone they will get my supervisor (Masters in EE with 30 yrs design
experience) to do this project.

I am wanting to do this without his help for as long as possible, so
far it has been a great learning experience.

Thanks again and keep the comments and suggestions coming!!

You haven't answered my question - if you have a CPLD, why do you want to
put a limit on its pin count, only to use a bunch of random glue logic to
expand the pin count back to what you needed in the first place? Just
get a 144-pin (or so) CPLD, and do the whole thing in one chip.
For example:
http://www.xilinx.com/publications/matrix/

Good Luck!
Rich


.

Relevant Pages

  • Re: Counter Issue on FPGA and CPLD
    ... XC9572 84 pin CPLD on it and a 10MHz oscillator. ... board I can also write code such as this to create a divide by 10. ... Is your clock input really going to one of the CPLD's dedicated clock ...
    (comp.lang.vhdl)
  • Re: Interest in AVR+MSP430 "general purpose" proto board?
    ... All right, all right, what is with the CPLD? ... half the I/Os going to a micro and the other half to a header? ... Pin Name Resource/Direction ... board space really. ...
    (comp.arch.embedded)
  • Re: Is a CPLD appropriate for this triple PWM application?
    ... >>> 1) 3independent PWM generators running at the same frequency. ... >> This does not sound like a CPLD problem. ... >> cost is pin count, and there are no 8 or 14 pin CPLDs. ... requires a PWM frequency of 100Hz to a couple kHz. ...
    (comp.arch.fpga)
  • Re: Beginner help with VHDL, Xilinx 9536XL, and ISE7.1
    ... >My guess is that you haven't defined which pin on the ... >the inside of your CPLD. ... pins I want my signals on?" ... installed ISE and figured out how to create UCF. ...
    (comp.arch.fpga)
  • Re: Beginner help with VHDL, Xilinx 9536XL, and ISE7.1
    ... >My guess is that you haven't defined which pin on the ... >the inside of your CPLD. ... pins I want my signals on?" ... installed ISE and figured out how to create UCF. ...
    (comp.arch.fpga)