Re: PC based DIY Oscilloscopes, logical analyzers, spectrum analyzers, etc...

Abstract Dissonance <Abstract.Dissonance@xxxxxxxxxxx> wrote:
I'm wondering if anyone has information about DIY equipment listed in the
title. After all, the heart of all those would simply be an ADC?

I'm looking for something that has a bandwidth of atleast 100Mhz that is
very simple to do(doesn't have to be fancy). Basically I just need to get
the data into the PC... after that its pretty easy to emulate the above.

I figure that one just needs and ADC, a PGA, a probe, and a pic to configure
the ADC and PGA. I'm not sure about which interface to use though. I was
thinking about USB2.0 or something similar but it would require additional
components. (I'm not sure if USB has some type of streaming protocol or
not... in any case it probably wouldn't be a good idea unless it is the only
device using it). Maybe some type of PCI interface would work?

Any ideas?

http://www.dsoworld.co.uk/
http://www.johann-glaser.at/projects/DSO/
http://www.geocities.jp/ojisan_koubou/allpurpose/index.html
http://www.fpga4fun.com/digitalscope.html
http://alternatezone.com/electronics/dsoamk3.htm

You'r not the first one. :-)

Btw, should anyone else care to lookup more projects in this area, pls
post the links..

Consider if you want storage or realtime. If storage is your way then it's no
big deal with transfers as it can happen in any speed. However for realtime
your pipe(s) better keep up with capacity and latency.

Also consider what interface you want to use to get the data into the pc.

There's other gotchas.. like if you do 3Gsps 8bit. Then PCI-e bus be 79%
busy with sampleing data. And you can't save anything because your bus is
simple stuffed. Unless there's two of them. Be happy you don't need 1TByte/s
like cern.ch ;)
For 3GByte/s you would need something like Raid-0 with 40 discs. For 1TB/s
you would need to divide signal and then use raid systems.

.

Relevant Pages

  • Re: Generating a negated clock
    ... I interfaced my DSP code with base code of the board (an ADC board). ... Xilinx core because the fifo's depth is about 12000, ... In any case I doubt there's much value in their ADC interface code. ... At the end they use Xilinx Fifo core to build the large one, ...
    (comp.arch.fpga)
  • Re: MATLAB/Simulink + RTW and generating code for a microcontroller
    ... run on a microcontroller (any microcontroller, not only those TI chips on ... It should be able to read some data from a ADC, ... I have no idea how to interface to ADC and DAC. ...
    (comp.arch.embedded)
  • MATLAB/Simulink + RTW and generating code for a microcontroller
    ... I want to convert a Simulink model with one input and one output to a C program that I could run on a microcontroller. ... It should be able to read some data from a ADC, do some processing and send the result to a DAC. ... I have no problem generating the "middle part", i.e. processing, but I have no idea how to interface to ADC and DAC. ...
    (comp.arch.embedded)
  • Re: ADC implementation on fpga? Information and procudures wanted.
    ... >Hopefully the interfacing to an external adc is not too complicated. ... >then acquire the value to the fpga for further processing. ... package size, cost, and complexity of the digital interface. ...
    (comp.arch.fpga)