Re: 2 GHz clock from 2, 1 GHz clocks
v4vijayakumar wrote:
Isn't it possible to generate 2 GHz clock signals from 2 separate 1
GHz clocks, by just making one clock to start in the middle of first
and second ticks of first clock?
Multiplying 1GHz to 2Ghz with any regular gate, even with the fastest
one, will don't work.
But the warm water was already discovered...
:)
http://www.hittite.com/index.cfm?body_content=products&type=freq_mult&catid=4&sort=function&source=leftnav&subID=75
best,
Vasile
.
Relevant Pages
- Re: 2 GHz clock from 2, 1 GHz clocks
... GHz clocks, by just making one clock to start in the middle of first ... and second ticks of first clock? ... The other option is to use a frequency multiplier. ...
(sci.electronics.design) - Re: noise filter for single-bit serial data
... 20MHz max), but receive at the FPGA system clock frequency, 100MHz, so ... (also following the same delay paths), so I expect the serial clock ... When you say "the first clock" do you mean after the FPGA configures ...
(comp.lang.verilog) - Re: noise filter for single-bit serial data
... 20MHz max), but receive at the FPGA system clock frequency, 100MHz, so ... (also following the same delay paths), so I expect the serial clock ... When you say "the first clock" do you mean after the FPGA configures ...
(comp.lang.verilog) - Re: generate/genvar, for loop and procdural (always/initial) block
... Clock events at time 0 used to cause problems though the simulation ... generate a quick starter for testbenches, ... so what happens on the first clock isn't so important. ...
(comp.lang.verilog) - Re: 2 GHz clock from 2, 1 GHz clocks
... GHz clocks, by just making one clock to start in the middle of first ... and second ticks of first clock? ... The other option is to use a frequency multiplier. ...
(sci.electronics.design) |
|
