Re: Digital processing of analog TV broadcast
- From: "Frank Raffaeli" <SNIPrf_man_frTHIS@xxxxxxxxx>
- Date: 30 Nov 2006 01:26:20 -0800
On Nov 29, 10:18 pm, sp_mcla...@xxxxxxxxx wrote:
Ancient_Hacker wrote:
Whew, quite a challenge. Is there some good reason you're doing thisdesign.
the hard way?The quick answer is... no. It's more of an exercise than a practical
Doing it digitally is a bit challenging as you need rather preciseis difficult to attain. In my case, I'm oversampling by quite a bit (50
phase lock to the 3.5xx subcarrier and differential phase with gain
tracking.See, I'm still trying to understand why the needed level of precision
MSPS for a ~3.5 MHz signal). My sampling clock comes directly from the
FPGA clock - fixed and stable. It is free-running, and bears no
relation to the hsync or color subcarrier timing.
I regenerate the chroma subcarrier using a numerically controlled
oscillator, which generates two outputs 90 degrees out of phase. The
NCO is digitally phase locked to the color burst. I seperate the chroma
from the luminance using a comb filter (2d adaptive). Then I just do
coherent demodulation - multiply the chrominance by the outputs of my
numerically controlled oscillator, and low-pass filter. This gives I
and Q.
Where, specifically, do I have to worry most about the precision of the
devices I'm using? Is it that difficult to lock the DPLL to the color
burst? Am I missing some huge concept (it's quite likely)?
I don't see any major holes in your reasoning.
Your reference clock is something to pick with care. 50 MSPS is enough
for video or direct IF processing (presuming IF is band-limited, as in
the case with a tuner's SAW filter output). In your case (M NTSC), a
commonly used I.F. is centered at 44 MHz, with the PIF at 45.75 and SIF
at 41.25.
Zarlink Semi uses a 20.45 MHz reference (multiplied by 2x for DSP),
Micronas uses 18.432 MHz, others use 27 Mhz. Each has advantages and
drawbacks.
If you want to plan ahead for the direct I.F. demod I would suggest
carefully plotting out the sampling components and their aliases. Later
you might want to add PAL, SECAM, ATSC and DVB-T.
It's very important to make sure your sampling reference is low-jitter
(low SSB phase noise oscillator) and that you don't use the FPGA's
internal PLL to multiply it for sampling (DSP clock is ok) but you will
need a FIFO or some way to cross from clean to dirty clocking boundary.
The reason a low phase-noise sampling is important is the chroma domod
is very senitive to errors and this will show up in the video as chroma
noise and color streaking.
One other recommendation: For the filtering, you may eventually want to
consider a combination of other topologies instead of a (symetric) FIR:
1) Group-delay compensated IIR - for video / I.F. filtering: it's more
economical.
2) CIC - differentiator structure followed by a resonator (integrator)
(See Kuc Introduction to Digital Signal Processing)
Forget the easy way - your approach, properly implemented, will yield
the best result.
The hard part is the Audio - are you intending to demodulate BTSC
stereo? I recommend doing the video first.
Regards,
Frank Raffaeli
http://www.aomwireless.com/
.
- Follow-Ups:
- Re: Digital processing of analog TV broadcast
- From: sp_mclaugh
- Re: Digital processing of analog TV broadcast
- References:
- Re: Digital processing of analog TV broadcast
- From: sp_mclaugh
- Re: Digital processing of analog TV broadcast
- Prev by Date: Help me if you can!
- Next by Date: Re: Help me if you can!
- Previous by thread: Re: Digital processing of analog TV broadcast
- Next by thread: Re: Digital processing of analog TV broadcast
- Index(es):
Relevant Pages
|