Re: Heart Beat Counter Circuit

REmmel8@xxxxxxxxx wrote:

But how exactly does one reset the counters? Is it just a matter of
sending that pulse every 60 seconds to a reset terminal? Also, do you
have any suggestions for specific counters to use?


Please post at the bottom of messages, not at the top. Makes it easier to read.

You can reset counters via a pulse on the reset line. Make sure to use counters with unconditional reset, not some where the reset will only happen upon the next clock.

--
Regards, Joerg

http://www.analogconsultants.com
.

Relevant Pages

  • Re: how to build a clock with pulse for the hours!
    ... hammer that strikes a metal gong. ... It's a novelty clock! ... RESET "R" input goes false. ... then, when the next pulse comes out of the divide-by-216000 counter, an ...
    (sci.electronics.basics)
  • Re: how to build a clock with pulse for the hours!
    ... hammer that strikes a metal gong. ... It's a novelty clock! ... RESET "R" input goes false. ... then, when the next pulse comes out of the divide-by-216000 counter, an ...
    (sci.electronics.basics)
  • Re: how to build a clock with pulse for the hours!
    ... hammer that strikes a metal gong. ... It's a novelty clock! ... RESET "R" input goes false. ... then, when the next pulse comes out of the divide-by-216000 counter, an ...
    (sci.electronics.basics)
  • Re: rise and fall time
    ... >> No clock would be applied. ... >> It is a cheap way I'm experimenting to send clock pulses or reset pulse ... sending a long pulse would rise voltage enough ... It is cheap. ...
    (sci.electronics.design)
  • Re: Start up condition of flip flops in FPGA?
    ... Sometimes you need defined outputs even if there is no clock. ... But, like Ray said, you often don't need reset everywhere. ... In general, down counters should be initialized to odd values, and up ... For synchronous deassertion of asynchronous resets, ...
    (comp.arch.fpga)