Re: Design of process control timer

On 7 Jan 2007 19:55:46 -0800, "venkatsr" <srvenkatraman@xxxxxxxxx>
wrote:

I need help on designing a sequential timer to switch on and off
atleast 3 relays in a particular sequence using timer ic.Thank You!

Maybe a 4017 Johnson counter + clock cct??
Maybe a MLS (maximum length sequence) generator cct + clk?
Maybe a binary counter IC + clk??
Maybe just a bunch of clk's?
Those goes on and off with a particular sequence :)
I think you're going to get asked for more details..
D from BC
.

Relevant Pages

  • Re: Two stage synchroniser,how does it work?
    ... I am not trying to achieve any practical problems. ... matter but the sequence does matter ofcourse and that a few clk latency is ... if it does settle at D1 value then please ignore this post completely. ...
    (comp.arch.fpga)
  • Re: Two stage synchroniser,how does it work?
    ... I am not trying to achieve any practical problems. ... matter but the sequence does matter ofcourse and that a few clk latency is ... if it does settle at D1 value then please ignore this post completely. ...
    (comp.arch.fpga)
  • Re: SV Functional Coverage : Instruction sequence?
    ... I encounter a SV functional coverage problem. ... sequence happened that I am interested in. ... Like the instruction sequence: ... module match_seq (clk, rst_n, seq, match); ...
    (comp.lang.verilog)