Re: Why OR gates?

In article <1174571555.242346.197170@xxxxxxxxxxxxxxxxxxxxxxxxxxxx>, "eromlignod" <eromlignod@xxxxxxx> wrote:
Hi guys:

Here's just a simple, silly question from a non-EE that probably has a
simple answer.

If I have several TTL logic outputs that I want to "OR" together, so
that any of these will drive the output of the OR gate, why can't I
just connect the output wires together physically, merging them into
one wire, without using the gate?

One reason I can think of is that it avoids the case where two
connected wires are high at the same time. But if I ensure that this
cannot happen due to my upstream design (like a decoder), do I still
have to use the OR, or can I merge the outputs?

Don


DTL is what you seem to want to do. You can add steering diodes.

greg
.

Relevant Pages

  • Re: Why OR gates?
    ... silly question from a non-EE that probably has a ... If I have several TTL logic outputs that I want to "OR" together, ... that any of these will drive the output of the OR gate, ... connected wires are high at the same time. ...
    (sci.electronics.design)
  • Re: Why OR gates?
    ... If I have several TTL logic outputs that I want to "OR" together, ... that any of these will drive the output of the OR gate, ... connected wires are high at the same time. ... this is your design and I won't comment on it. ...
    (sci.electronics.design)
  • Why OR gates?
    ... silly question from a non-EE that probably has a ... If I have several TTL logic outputs that I want to "OR" together, ... that any of these will drive the output of the OR gate, ... connected wires are high at the same time. ...
    (sci.electronics.design)
  • Re: Bulldozer details + bobcat
    ... I call this "opposed" clustering. ... I am afraid I need a Transistor 101 refresher: ... of wires you can cross at a right angle, ... there is delay associated with charging or discharging the gate ...
    (comp.arch)
  • Re: Why OR gates?
    ... that any of these will drive the output of the OR gate, ... connected wires are high at the same time. ... Since you are using TTL, and since TTL usually has OC outputs (but do check ... wired-ORs, though it isn't a good idea if the gates being OR'd are ...
    (sci.electronics.design)