The Education of MassiveProng (Pt 3 of 275) (001/634) (589/634)
- From: MassiveProngSucks. <Massive@xxxxxxxxxxxxxxx>
- Date: Sat, 21 Apr 2007 01:06:41 -0700
controller. Additionally, two programmable chip selects are provided
that can be used to support additional peripheral devices such an
audio CODEC chip. The XD bus is shared with the IDE hard disk
interface and is used as the lower byte of the IDE data bus.
Serial/Parallel Ports
The PPU provides one 16C550 compatible serial interface port and one
parallel port. The parallel port is capable of supporting protocols
for extended capabilities port (ECP), enhanced parallel port (EPP),
and the standard Centronics bidirectional port. DMA accesses are
.
- Prev by Date: The Education of MassiveProng (Pt 3 of 275) (001/634) (588/634)
- Next by Date: The Education of MassiveProng (Pt 3 of 275) (001/634) (590/634)
- Previous by thread: The Education of MassiveProng (Pt 3 of 275) (001/634) (588/634)
- Next by thread: The Education of MassiveProng (Pt 3 of 275) (001/634) (590/634)
- Index(es):
Relevant Pages
|
