The Education of MassiveProng (Pt 3 of 275) (001/634) (482/634)
- From: MassiveProngSucks. <Massive@xxxxxxxxxxxxxxx>
- Date: Sat, 21 Apr 2007 01:04:54 -0700
Variation" and hereby incorporated herein by reference.
In FIG. 9 the PCI bus bridge 716 provides the interface between the
rest of MPU 102 and the PCI bus 104. The integrated 486 core processor
701 and memory controller 718, 720 subsystems are connected to the PCI
bus 104 through the PCI bridge 716. The PCI bridge 716 maps the
address space of local bus 714, of the integrated 486 core processor
701, into the address space of the PCI 104; and provides the mechanism
that allows the 486 core processor to access PCI configuration space.
.
- Prev by Date: The Education of MassiveProng (Pt 3 of 275) (001/634) (481/634)
- Next by Date: The Education of MassiveProng (Pt 3 of 275) (001/634) (483/634)
- Previous by thread: The Education of MassiveProng (Pt 3 of 275) (001/634) (481/634)
- Next by thread: The Education of MassiveProng (Pt 3 of 275) (001/634) (483/634)
- Index(es):
Relevant Pages
|