The Education of MassiveProng (Pt 3 of 275) (001/634) (102/634)
- From: MassiveProngSucks. <Massive@xxxxxxxxxxxxxxx>
- Date: Sat, 21 Apr 2007 00:58:34 -0700
interface 902 has advantageously short bus 104 ownership when
mastering to minimize overall system 100 latency. Bus interface 902
provides fast DMA (direct memory access) transfers from internal I/O
devices to agents (circuits) on bus 104.
Bus interface 902 performs a disconnection with retry operation for
slow internal accesses to reduce the latency still further.
Illustrative bus 104 frequency is 33 MHz. at either 5 volts or 3.3
volts, although other lower or higher frequencies and voltages are
also suitably established in other embodiments. In the embodiment of
.
- Prev by Date: The Education of MassiveProng (Pt 3 of 275) (001/634) (101/634)
- Next by Date: The Education of MassiveProng (Pt 3 of 275) (001/634) (103/634)
- Previous by thread: The Education of MassiveProng (Pt 3 of 275) (001/634) (101/634)
- Next by thread: The Education of MassiveProng (Pt 3 of 275) (001/634) (103/634)
- Index(es):