The Education of MassiveProng (Pt 3 of 275) (001/634) (104/634)
- From: MassiveProngSucks. <Massive@xxxxxxxxxxxxxxx>
- Date: Sat, 21 Apr 2007 00:58:36 -0700
common connection to all of these on-chip peripherals, their speed and
other electrical performance are enhanced. For example, two DMA
controllers 910 control the DMA transfers through bus interface 902.
In PPU 110 DMA controllers 910 are connected to bus 904 and separately
also to both bus arbiter 906 and bus interface 902 via path 911. DMA
controllers 910 also pin out externally to four pins from bond pads
912 on chip 901. Two interrupt controllers 914 provide channels
individually programmable to level-triggered or edge-triggered mode.
.
- Prev by Date: The Education of MassiveProng (Pt 3 of 275) (001/634) (103/634)
- Next by Date: The Education of MassiveProng (Pt 3 of 275) (001/634) (105/634)
- Previous by thread: The Education of MassiveProng (Pt 3 of 275) (001/634) (103/634)
- Next by thread: The Education of MassiveProng (Pt 3 of 275) (001/634) (105/634)
- Index(es):
Relevant Pages
|