Re: Painless micro program
- From: John Larkin <jjlarkin@xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>
- Date: Mon, 21 May 2007 13:28:56 -0700
On Sat, 19 May 2007 15:32:38 -0400, krw <krw@xxxxxxxxxx> wrote:
In article <09du4310tklqvvvo4l3jbjpanvpig4h5mf@xxxxxxx>,
jjlarkin@xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx says...
On Sat, 19 May 2007 13:32:31 GMT, joseph2k <quiettechblue@xxxxxxxxx>
wrote:
MooseFET wrote:
On May 17, 8:21 am, John LarkinHey, i liked 1802s beter than 8051s or 6502s and about as well as 6802s.
<jjlar...@xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx> wrote:
On 17 May 2007 06:23:15 -0700, MooseFET <kensm...@xxxxxxxxx> wrote:
On May 16, 7:58 pm, Donald <Don...@xxxxxxxxxxxxxxxx> wrote:
rns...@xxxxxxxxxx wrote:
What is the most painless way to program a small micro for 2 PWM
inputs and 2 PWM outputs? Logic would consist of timing and simple
math manipulation of input to output.
I can handle the hardware, but software is a foreign language.
Would consider easy to impliment software or a low cost programming
service. Comments and suggestions appreciated.
How bad does this program need to be done ?
1) Take the cost of your time
2) Guess how much time it would take _you_ to "program a small micro"
and double it.
3) That would be your base line to start paying someone how knows what
their doing to get it done.
If you have the time and would like to learn how to do this yourself,
I would suggest googleing for *** programmers and free *** software.
good luck
donald
PS: Don't let the CPU zelots tell you which is best, at your level any
CPU will do to learn on.
*** = AVR, PIC, 8051, 6808, ARM, etc, etc, etc ........
PPS: I like AVR :-)
That just proves you are silly. 8051's rule! :)
I can't at the moment recall a more repulsive architecture, excepting
maybe the IBM 1401.
CDP1802 has them all beat hands down.
6802 wasn't bad, except that not being able to push the index register
made it tricky to write an RTOS.
Ick! Having a stack (not all processors have one) and not being able
to push some resources to it is really ugly! How do they suggest
that this be handled? What was the rationale/excuse for not being
able to push an index?
Dunno. They fixed it on the 6803.
In its defense, on an external interrupt or an SWI trap, the 6800/6802
pushed all the registers (including the index) and the pc and the ps,
all automatically, which is sort of a hardware context save. That made
the RTOS situation sort of neat: on entry to the scheduler, from a
hard or soft interrupt, all you had to do was save the task stack
pointer in the job header, and then you could reschedule and run the
hottest task, or just RTI back into the previous one.
John
.
- References:
- Painless micro program
- From: rnscrs
- Re: Painless micro program
- From: Donald
- Re: Painless micro program
- From: MooseFET
- Re: Painless micro program
- From: John Larkin
- Re: Painless micro program
- From: MooseFET
- Re: Painless micro program
- From: joseph2k
- Re: Painless micro program
- From: John Larkin
- Re: Painless micro program
- From: krw
- Painless micro program
- Prev by Date: Re: British Line and Netural Conventions?
- Next by Date: Re: speaker source
- Previous by thread: Re: Painless micro program
- Next by thread: Re: Painless micro program
- Index(es):
Relevant Pages
|