Re: Confused about synchronous communications



I guess what I'm asking is if the data needs only to be valid on the rising
edge(or falling edge) of the clock and maybe a little after... and hence by
having the clock rate 2x faster it will "sample" it in the middle of the
data which means I have about 1/2 the clock to get the data there?



.

Relevant Pages

  • Re: "Cannot synthesize logic..." ERROR
    ... > register array at rising and falling edge of the clock. ... > synthesize logic for reg because its value changes on both rising and ...
    (comp.arch.fpga)
  • "Cannot synthesize logic..." ERROR
    ... I am trying to synthesize hardware which changes one values in a ... register array at rising and falling edge of the clock. ... I would like to keep rising and falling edge ...
    (comp.arch.fpga)
  • Re: Sampling a clock
    ... you get an extra trigger on the rising or falling edge. ... It should be a clock, but if you get an eye diagram then you ... degrees then you got a rising edge during the falling edge. ...
    (comp.arch.fpga)
  • Re: using both rising edge and falling edge of signal
    ... and now i want to use both the rising and falling edge of this signal ... clock your registers directly. ... clock all FFs with you FPGA's ...
    (comp.lang.vhdl)
  • Re: Confused about synchronous communications
    ... I guess what I'm asking is if the data needs only to be valid on the ... rising edge(or falling edge) of the clock and maybe a little after... ...
    (sci.electronics.design)
Loading