Re: Confused about synchronous communications


"Jon Slaughter" <Jon_Slaughter@xxxxxxxxxxx> wrote in message
news:lzCIi.8208$JD.7462@xxxxxxxxxxxxxxxxxxxxxxxxxxxxx


I guess what I'm asking is if the data needs only to be valid on the
rising edge(or falling edge) of the clock and maybe a little after... and
hence by having the clock rate 2x faster it will "sample" it in the middle
of the data which means I have about 1/2 the clock to get the data there?




also, does this pretty much get all synch'ed communication? I know(I think
;) there are such things as level triggered but are they really used for
commerical devices? Bascailly do I have write a routine for both types? or
will get pretty much cover everything with edge triggered?


.

Relevant Pages

  • Re: "Cannot synthesize logic..." ERROR
    ... > register array at rising and falling edge of the clock. ... > synthesize logic for reg because its value changes on both rising and ...
    (comp.arch.fpga)
  • "Cannot synthesize logic..." ERROR
    ... I am trying to synthesize hardware which changes one values in a ... register array at rising and falling edge of the clock. ... I would like to keep rising and falling edge ...
    (comp.arch.fpga)
  • Re: Stupid Newby Question: VHDL/CPLD Shift Register Reset Problem
    ... clock my shift register. ... The reason I'm asking is because I am having some reset problems when ... shifting data on the falling edge of my 125 kHz clock. ... Next look to see when that first falling edge after power up really is ...
    (comp.lang.vhdl)
  • Re: Sampling a clock
    ... you get an extra trigger on the rising or falling edge. ... It should be a clock, but if you get an eye diagram then you ... degrees then you got a rising edge during the falling edge. ...
    (comp.arch.fpga)
  • Re: Actel timing constraints
    ... Similarly Actel outputs data on clk falling edge & Xilinx capture on ... I have the Xilinx input & output delays and the clock period is 30 ns. ... I agree, the GUI is a little confusing, and yes scripts are better. ... If I set clock to output delay, which is comprehensible, as 7ns, the ...
    (comp.arch.fpga)
Quantcast