Re: Problem with 8255 PIO design

need the other outputs to stay unchanged).

It doesn't say all ports are reset? Although it may work that way.


Yes; the 8255 is crap. You'd be much better off to get an FPGA or a
CPLD and write your own functions.

Cheers!
Rich


I was always nostalgic about the 6526 because of it's ability to configure I/O individually for each bit, until now, that I can do this with PICs.
Just started playing with 16bit 18F2320 and it even has separate ('software') registers for write and read buffers. Too bad I took so long to give pics a try.
OOOH baby.... HEH.

Cheers.
.

Relevant Pages

  • usb-to-serial port cleanup
    ... I have replaced my old USB-to-Serial cable that died with a new one, but now I can't reset the COM ports for the new device because the registry/driver settings for the old one are maintaining their "reservations". ... Any solution to purging this old crap out of the system, ...
    (microsoft.public.windows.vista.hardware_devices)
  • Re: Spartan 3 chips in power up
    ... Spartan 3 is held in reset until all three power supplies are fully up. ... I get a lot of grief from the FPGA firmware designers on every little ... FPGA power is fully up and also operating the DSP while the FPGA power ...
    (comp.arch.fpga)
  • Re: 400/800 OS in a XL
    ... By writing all zeros, they remain as input. ... they are input in the power-up or reset state. ... This is completely harmless because the ports are ... Again, PBCTL, as all other PIA registers are already zero after reset. ...
    (comp.sys.atari.8bit)
  • Re: Mixed clocked/combinatorial coding styles
    ... But this requires the global set reset signal. ... That is how the FFs ... values for the signals. ... FPGA are quite slow. ...
    (comp.lang.vhdl)
  • Re: Register with a default Value
    ... conditions that cannot be repeated when you externally reset the ... in the FPGA, leaving it in its unprogrammed state? ... glitches, or just bad design. ... recovered clock and data to a brand X series 4000 FPGA. ...
    (comp.lang.vhdl)