Re: Programming FPGAs with FLASH

On Oct 30, 2:35 am, "Toni Merwec" <mistertorp...@xxxxxxxxxx> wrote:
Hi there,

currently I am designing an FPGA board, featuring two Xilinx Virtex-4 FPGAs.
It should be possible to program them with onboard Xilinx Platform FLASH
PROMs as well as via JTAG with the IMPACT software. For ease of use and
debugging all components should be part of one coherent JTAG chain.

Now I'd like to know HOW to connect two FPGAs and two Platform FLASH devices
in one JTAG chain so that each FPGA can be programmed through the associated
FLASH? How is the identification done (i.e. which FLASH is associated with
which FPGA?!)?

The devices should be displayed by their physical location in the
chain. So you daisy chain the TDI/TDO pins in the physical position
you want them to be displayed on screen. That's all you can really do
if you have more than one of the same device on the chain.

Dave.

.

Relevant Pages

  • FPGA & FLASH in a JTAG chain
    ... currently I am designing an FPGA board, featuring two Xilinx Virtex-4 FPGAs. ... It should be possible to program them with onboard Xilinx Platform FLASH ... debugging all components should be part of one coherent JTAG chain. ...
    (comp.arch.embedded)
  • Programming FPGAs with FLASH
    ... currently I am designing an FPGA board, featuring two Xilinx Virtex-4 FPGAs. ... It should be possible to program them with onboard Xilinx Platform FLASH ... debugging all components should be part of one coherent JTAG chain. ...
    (sci.electronics.design)
  • 2 FPGAs /w programming FLASH in one JTAG chain
    ... currently I am designing an FPGA board, featuring two Xilinx Virtex-4 FPGAs. ... It should be possible to program them with onboard Xilinx Platform FLASH ... debugging all components should be part of one coherent JTAG chain. ...
    (comp.arch.fpga)
  • Re: 2 FPGAs /w programming FLASH in one JTAG chain
    ... currently I am designing an FPGA board, featuring two Xilinx Virtex-4 FPGAs. ... It should be possible to program them with onboard Xilinx Platform FLASH ... The two proms can be considered as one big prom twice as large. ...
    (comp.arch.fpga)
  • Re: New keyword orif and its implications
    ... Your code timing is fundamantally inferior to my code timing. ... its output registers gets a combinational bit output. ... Are you sure that Xilinx FPGA compiler will generate a carry chain ...
    (comp.arch.fpga)