Re: Debouncing....at About 1Mhz

On Fri, 09 Nov 2007 17:38:26 -0800, John Larkin
<jjlarkin@xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx> wrote:

On Fri, 09 Nov 2007 18:46:37 -0600, John Fields
<jfields@xxxxxxxxxxxxxxxxxxxxx> wrote:

---
Hazard free? There still remains the RFI issue from all that
chatter, which you haven't adequately addressed.

I was referring to timing hazards, which all of the hairball circuits
have. And I can't understand your fears about running signals through
gates. How are you ever going to do logic if you're afraid to run
signals through gates? "All that chatter" is in fact the input signal.


---
I'm surprised that you don't seem to know this, but if you have a
signal with sharp edges then, at each transition, a multiplicity of
harmonics will be generated and radiated into space.

Look at it like this:

.. _________________________
..FIN ___| |____________________
.. _ _
..NFIN____| |_______________________| |_________________


where FIN is the input signal and NFIN represents the spectral
products generated by FIN's transitions, i.e. noise, if you have no
use for the harmonics.

Now, if that signal is delayed by sending it through a gate:


| \
FIN>---| >--->DFIN
| /

we'll have:

.. _________________________
..FIN ___| |____________________
.. _ _
..NFIN ___| |_______________________| |_________________

on the input to the gate, and:

.. _________________________
..DFIN _______| |____________________
.. _ _
..NDFIN________| |_______________________| |_________________

on the output of the gate.

Notice that there are now twice as many noise pulses as there were
before, since there's one on each of the incident as well as the
delayed transitions.

The chain in your circuit: (View in Courier)


N1
/
+------------------------A
| N2 Y---CLK
FIN>--+-A / +--B
Y---A /N3 |
B Y---A |
| B B--+
| | Y \
| | | N4
GND>----+------+------+

(assuming equal gate delays) generates noise pulses that look,
roughly, something like this:

.. _________________________
..FIN ___| |____________________
.. _ _
..N1 ____| |_______________________| |_________________
.. _ _
..N2 ________| |_______________________| |_____________
.. _ _
..N3 _____________| |_______________________| |_________
.. _ _
..N4 _________________| |_______________________| |_____
.. _ _ _ _
..CLK ________| |_________| |___________| |_________| |_


with the result that your circuit (assuming edge rates equal to
those of the comparator) is generating five times as much noise as
the output of the comparator, FIN.
---


Measuring the ugliness of your designs is like evaluating 0/0.

---
Fred's designs aren't ugly, they're just panoramic, and they work.

Fred doesn't design things. He's said so. He sure didn't take a shot
at this problem. Mostly what Fred does is criticize designs for
emotional reasons, and look up a lot of old papers and cite them.


And, evaluating 0/0 to the limit leads to:

0
--- = 1
0

which would seem to lend credence to his designs as being valid, '1'
being assumed to be true.

He doesn't design.

---
Sure he does. They're archived on Google if you'd like to enlighten
yourself.


--
JF
.

Relevant Pages

  • Re: Antifuse, lower cost?
    ... just wondering if a reverse biased very small diode potential divider ... a quantum tunnel PIN+ diode gate arrangement would work the best due to ... UV-EPROM magnetic induction discharge also ... we use SRAM based devices to proof designs ...
    (comp.arch.fpga)
  • Re: half-bridge MOSFET question
    ... If I have the direction right, some of these designs use P-channel MOSFETs ... few that use N-channel MOSFETs for both the top and bottom. ... You need to generate a voltage for the gate of the upper device ...
    (comp.arch.embedded)
  • Re: AC Proximity Detector
    ... presence of 240v in a wire - without disturbing the wire. ... That makes the input sensitive to small signals that get amplified by that gate; the output is then passed to the second stage which amplifies it more and saturates. ...
    (sci.electronics.design)
  • Re: AM radio receiver - design
    ... Where I am I get lots of interference .... ... Have you seen any good designs on the internet you can suggest. ... The easiest way to derive IQ signals ... via sampling is by decimation and alternate sample inversion. ...
    (sci.electronics.design)
  • Re: MOSFET answer
    ... with 2.7 volts on the gate, the answer appears to be IRF3708. ... I have seen many designs ... goes along with a low breakdown voltage (I've seen as low as 8V, ... parametric searches get a clue and make it possible to search for what ...
    (sci.electronics.design)