Re: fet rise/fall times
- From: Winfield Hill <hill@xxxxxxxxxxx>
- Date: Mon, 4 Feb 2008 12:31:55 -0800 (PST)
Joerg wrote:
Winfield wrote:
Jamie Morken wrote:
I am making a SMPS, and using overkill gate drivers (TC4452
12Amps!!) I have paralleled fets on each leg of the bridges,
not sure if I will try to get away with 1 gate resistor for
all the fets per leg or if its better to use 1 resistor right
at each fets gate. Thanks! :)
One gate resistor per mosfet, that's the rule.
I broke that rule many times. Should I now stand in the corner,
stare at the wall and feel ashamed of myself?
Break it with a high-voltage mosfet and get
20-to-40MHz oscillation as the drains traverse
their voltages.
Depends on what kind of load is hanging off the drain. Also, if you pass
EMI cert with good margins and the FET isn't stressed past any abs max
during these bursts, who really cares?
A good reason to care is the mosfet's health. When
this type of oscillation happens, high voltages can
be developed V = dI/dt on the fet's source bond-wire
inductance, and depending on the osc. frequency and
Ciss, the gate-oxide can be damaged. Goodby FET.
It's happened to me and to others. So it's wise to
avoid the scene entirely, even if the EMI is OK.
Now, as to whether you can sleep at night, worrying
about your paralleled MOSFETs? Who can say?
.
- Follow-Ups:
- Re: fet rise/fall times
- From: Joerg
- Re: fet rise/fall times
- References:
- fet rise/fall times
- From: Jamie Morken
- Re: fet rise/fall times
- From: Kevin Aylward
- Re: fet rise/fall times
- From: Winfield
- Re: fet rise/fall times
- From: Winfield Hill
- Re: fet rise/fall times
- From: Jamie Morken
- Re: fet rise/fall times
- From: Winfield
- Re: fet rise/fall times
- From: Joerg
- fet rise/fall times
- Prev by Date: Re: Non-Scientific Survey of Scientific Calculators
- Next by Date: Re: cPLDs and FPGAs we've known and loved (or hated)
- Previous by thread: Re: fet rise/fall times
- Next by thread: Re: fet rise/fall times
- Index(es):
Relevant Pages
|
