Re: WTF with my computer clock?

Meat Plow wrote:

On Tue, 11 Aug 2009 14:55:14 GMT, "JB"
<nospam@xxxxxxxxxxxx>wrote:


"Meat Plow" <meat@xxxxxxxxxxxxxx> wrote in message
news:31oldn.eeu.19.11@xxxxxxxxxxxxxxx
On Tue, 11 Aug 2009 10:45:42 +0000 (UTC), root
<NoEMail@xxxxxxxx>wrote:

The damned thing loses about 20 minutes/day and has
so since the machine was new about 3 years ago.

My guess is that it isn't fixable, but maybe you
have some ideas.

TIA.

Windows XP and Vista and Linux all have a built in clock
sync with a time server.
Figure out how to set it to update every 6 hours or
less.

As far as the hardware is concerned it probably isn't
fixable but it's not the end of the world.

I don't get it. It is just stupid to require an "always
up" Internet connection for any kind of stability.

I suppose the unstupid thing would be to replace the
hardware?

(snip)

Begin by finding out which of the two clocks is the bad guy.

The CMOS clock runs continuously, powered from the PC power
supply when available and from the CMOS battery otherwise.
During start-up the O/S reads this hardware clock and uses
this value to initialize the software clock that is the date
and time source until the next startup.

A bum oscillator or low CMOS battery will cause hardware
clock errors and result in wrong-time initialization.

If the CPU misses servicing the clock interrupt or other bad
stuff, the operating system's idea of time will suffer, but
the hardware clock keeps right on ticking.

So, if you're losing time without a reboot, the CMOS is
innocent and the O/S and CPU aren't doing the right dance.
If the time is wrong from the gitgo, then the HW clock is
the culprit.

Bryce
.

Relevant Pages

  • Re: Coding style, wait statement, sensitivity list and synthesis.
    ... >> least assume that XST supports this style and create this hardware. ... >>>then the higher precedence clock must be coded first. ... For these very rare dual-edge sensitive register, yes, I think instantiation ... Dual-edge sensitive register elements is not common practice in hardware design. ...
    (comp.lang.vhdl)
  • Re: [PATCH 06/23 -v8] handle accurate time keeping over long delays
    ... which is the same as the underlying hardware counter. ... So you are saying that you can trivally make it work with a clock that is, ... will never change while I am in the preempt disabled code. ... it's called from an IPI running on each CPU. ...
    (Linux-Kernel)
  • Re: Using different timebase for ntpd
    ... modified Ethernet devices to support hardware time stamping. ... was doing hardware gated ntp packets in the 90s. ... hardware timestamping is available from us. ... software timestamping using a hardware clock. ...
    (comp.protocols.time.ntp)
  • Re: beginner synthesize question - my debounce process wont synthesize.
    ... for the clock edge from the if for the enabling condition. ... but rather use it to describe hardware. ... mycount:= mycount + ... Now my process only does something on a RISING edge of the clock ...
    (comp.arch.fpga)
  • Re: Coding style, wait statement, sensitivity list and synthesis.
    ... Or they decided collectively not to implement the double-edge hardware feature to was that 1076.6 recommended it. ... there is a standard for coding styles? ... modeling the IBM style separate master-slave register hardware, which also allowed some pretty exotic scan/functional clock designs. ... In a design review, I require all multiple clock and clock ...
    (comp.lang.vhdl)