Re: astronomic radiotelescope array synch




beda pietanza wrote:
> How do they synchronize the distant radiotelescope array ????
>
> Considering that synch affect the focusing and the direction of view how is
> it done ????
>
> regards
>
> beda pietanza

<< At the location of the correlator the data is played
back. The timing of the playback is adjusted according
to the atomic clock signals on the
(tapes/disk drives/fibre optic signal), and the
estimated times of arrival of the radio signal at each
of the telescopes. A range of playback timings over a
range of nanoseconds are usually tested until the
correct timing is found. >>
http://en.wikipedia.org/wiki/Very_long_baseline_interferometry

Sue...

.



Relevant Pages

  • Re: astronomic radiotelescope array synch
    ... > beda pietanza wrote: ... The timing of the playback is adjusted according ... > to the atomic clock signals on the ... A range of playback timings over a ...
    (sci.physics.relativity)
  • Re: Sequentially syncrhronous
    ... Having 'extra' signals in the sensitivity list will not result in any ... suggest looking more closely at the synthesis logs as well as timing ... VHDL or Verilog) is not the same as software. ...
    (comp.arch.fpga)
  • Re: Glitch Problem
    ... In doing this (purely connecting internal signals to the IO ... a method of setting timing constraints for internal signals in ISE? ...
    (comp.lang.vhdl)
  • Re: OV7620 image sensor interface with FPGA headache
    ... >pullup resistor and make sure the timing specifications are met and BAM! ... I got the acknowledge signals and the PCLK frequency has doubled ... It is NOT meant as a standard video camera. ... >I'm wondering if this is because the sampling clock my FPGA use is ...
    (comp.arch.embedded)
  • Re: timing ...
    ... I have few days to understand this timing thing and implement it using ... between any two signals ... parameter table define Tcop as being the delay from the input signal ... be stable for some period of time before the rising edge ...
    (comp.lang.vhdl)