Re: A look at Earth from a different point of view

"Spaceman" <spaceman@xxxxxxxxxxxxxxxxxxxxxxxxxx> wrote in message
news:UaGdndbzX4vNJtPVnZ2dnUVZ_vWdnZ2d@xxxxxxxxxxx
"Greg Neill" <gneillREM@xxxxxxxxxxxxxxx> wrote in message
news:484eb2b3$0$3005$9a6e19ea@xxxxxxxxxxxxxxxxxxxxxxx
"Spaceman" <spaceman@xxxxxxxxxxxxxxxxxxxxxxxxxx> wrote in message
news:rIGdnTEzQpxkLtPVnZ2dnUVZ_vCdnZ2d@xxxxxxxxxxx
"Greg Neill" <gneillREM@xxxxxxxxxxxxxxx> wrote:
What good would such a clock be in general, except
perhaps for cosmologists?

Scientists who wish to properly time an effect compared
to the same effect in another reference frame.
Sheesh,
you don't like science huh?

But such a clock will be seen to vary irregularly
due to our motions in the universe. Not very
practical for timing finicky things.

For timing the finicky things it is imperative to
have one single clock doing
all the timing and comapring all such stuff to that
clock.
You always need the "absolute" to compare to.
to find the non absolutes at all.

I suggest you try shaving with a straight razor
while driving on a bumpy country road. Sure,
you can refer to the nice stable ground around
you, but that doesn't make it better. That
might give you some idea why it's not such a
hot idea to use someone else's clock for
measuring delicate effects.
.

Relevant Pages

  • Re: Spartan 3 clock to output tristate timing
    ... I'm a stickler for well defined I/O constraints so I see shoddy engineering on the part of the FPGA group, ... The Timing Analyzer within the Xilinx tool suite has a section at the end that summarizes data input setup and hold times as well as clock-to-out for all the various signals. ... I believe the clock and clock edge are included as well. ... As long as the design doesn't budge, ...
    (comp.arch.fpga)
  • Re: Now on 8.2.03i Re: Xilinx ISE ver 8.2.02i is optimizing away and removing "redundant" logic -
    ... "input setup/hold time" is the time required before a clock edge to ... Setup time is the time for the signal to be stable prior to ... live in isolation it is connected to outside devices that may have timing ... the calling module and in the signals used in the submodule. ...
    (comp.arch.fpga)
  • Re: Newbie frustration
    ... Many times this symptom is a result of a timing violation. ... I need to generate an internal clock:( ... SHIFTp = 13; ... I am using the async FIFO core from Xilinx's coregen. ...
    (comp.arch.fpga)
  • Re: clock recovery
    ... how can i implement clock recovery for fsk demodulator? ... then trust that the bit timing is sufficiently similar at the transmitter ... Then the receiver detects the beginning of a start bit, it counts off approximately half a bit time and checks again. ...
    (comp.dsp)
  • Re: In defence of Austin and Xilinx
    ... Maximum acceptable jitter is specified in the data sheet but must also be considered *internal* to the device since a poor set of switching I/Os and/or improperly bypassed and distributed rails can affect the amount of jitter seen by the time it gets to the global clock routing. ... A single via can induce 50ps or more of deterministic jitter on a highspeed line, and we won't even get into proper termination or the dozens of other gotchas in timing budget analysis. ...
    (comp.arch.fpga)